Abstract -This paper presents a simple method to estimate short-circuit power dissipation for static CMOS logic circuits. Short-circuit current expression is derived by accurately interpolating peak points of actual current curves which is influenced by the gate -to-drain coupling capacitance. It is shown through simulations that the proposed technique yields better accuracy than previous methods when signal transition time and/or load capacitance decreases, which is a characteristic of the present technological evolution.
I. INTRODUCTION
As clock speed increases and function block sizes scale down in today's technology trend, the estimation for power and gate delay need to be fine-tuned. In circuit design flows, the accurat e estimation of the power dissipation and gate delay of CMOS gates has become an essential factor for reliability and performance of the chips.
In general, power dissipation in static CMOS circuits is composed of dynamic power dissipation, static power dissipation and short-circuit power dissipation. During the output transition in a static CMOS structure, a direct path from power supply to ground is created, resulting in a short circuit power dissipation that can be more than 20 percent of the total power dissipation since the number of transitions increases due to clock speed-up. Also, the short -circuit current has an effect on the evaluation of propagation delay of CMOS gates. Therefore, estimating the short -circuit current is important to design high-speed VLSI's.
Much effort has been devoted for the extraction of accurate, analytical expressions for timing models of basic circuits. However, previous works in the short-circuit power estimation area have not entirely or exactly reflected gate-to-drain coupling capacitance and the short channel effect [2] [3][4] [5] .
For example, a recent work [6] overlooked the gate-to-drain capacitance effect and required a lot of computational iteration due to the introduction of power series. Hence, we present a macromodel for the estimation of short-circuit power, which enables detailed analysis of the transient behavior of CMOS inverters. We model the short-circuit current by an appropriate linear or nonlinear function, in order to achieve better accuracy and to avoid an overestimation of short-circuit power dissipation, with taking the influence of the gate-to-drain coupling capacitance into account. Figure 1 illustrates a r ising ramp input (eq. (1)) and CMOS inverter model: where C gdo is gate-to-drain overlap capacitance, C g is gate-to-channel capacitance, C gs is gate-to-source channel capacitance, C gd is gate-t o-drain channel capacitance and C ox is gate-to-oxide capacitance except overlap. Figure 2 shows the influence of gate-drain coupling capacitance in short-circuit current waveforms. Note that as transition time decreases the negative portion in Fig. 2 is increasing compared to the positive portion. We model the short-circuit current based on Fig. 2 in the following section. 
II. ANALYSIS OF S HORT CIRCUIT CURRENT IN CMOS INVERTER
(1) . 0 , T T DD in t t t t V V ≤ ≤ =
III. MODELING THE SHORT CIRCUIT CURRENT
As shown in Fig. 3 , we model the short-circuit current waveform from two choices: the piecewise nonlinear modeling and the piecewise linear modeling. The short-circuit power dissipation caused by a short circuit current I S during the rising transition of input signal can be estimated as :
I mean is the average current and is given by where S max and S min are marked in Fig. 3 .
In order to obtain S min and S max values, we model short-circuit current, I S , according to three methods as follows :
• Method A : Current waveform I S is modeled by (7) Then, S total is given by using the triangle area formula :
Since we use four linear equations, Method C is more accurate than the method presented in [2] .
Consequently, for the accurate estimation of short -circuit power, unknown values t min , I min , t max and I max have to be calculated as exactly as possible. In this derivation process, we use the simplified bulk-charge MOS model [8] for the operational region of MOS devices.
A. Derivation of I min
To obtain I min , we have to investigate the behavior of MOS transistors. At this time point, the NMOS transistor is off, and the PMOS transistor is in the linear region. Therefore, t min is equal to t thn and I min is ( ) ( ) (13) .
Also, eq. (14) is derived by applying the Kirchoff 's current law at the output node (14) .
Substituting equations (7), (9) and (11) for eq. (14), V out (t thn ) is expressed as linear function of I min :
where V out (t thn ) is the output voltage when the input voltage reaches V thn . Solving eq. (13) Each parameter in methods A to C is specified in Appendix A and we assume that the value of inner root is always positive.
B. Derivation of I max
To calculate I max , we consider two cases as follows (Case A and Case B). We categorize two cases using the criteria defined in [6] .
• Case A : In this case, PMOS transistor is in linear region at t max and NMOS transistor is in saturation region. Thus, I max is given by ( ) and parameters in eq. (19) are specified in Appendix B.
• Case B : In this case, both PMOS and NMOS transistors are in saturation region at t max . By solving the differential equation obtained at output node, V out (t) and I max are expressed by
Since t max is the time at logic threshold voltage [14] , we can get the following equation. 
IV. EXPERIMENTAL RESULTS
We examine the accuracy of the short-circuit power estimated using the proposed expression. Figure 5 shows the short -circuit power values estimated by method C, those calculated by the formulas proposed by Vemuru [2] and Veendrick [11] , and those simulated by HSPICE. We compare the estimation results of the short circuit power dissipated per one clock cycle as a function of output load capacitance under various input transition times.
It is shown that the error in the results obtained by the proposed method is smaller than that of other works. Note that error ratio is increasing as output load capacitance scales down. Average relative error ratio is 6.5% in the results estimated by the proposed method.
Simulation environment (process technology) is L=0.5µm, W=3.5µm, |V thp |=826.92mV, β p =2.0mA/V 2 , δ p =0.24 in PMOS transistor and L=0.5µm, W=2 µm, V thn =697.82mV, β n =2.0mA/V 2 , δ n =0.326 in NMOS transistors.
V. CONCLUSIONS
In this paper, we have proposed a n analytical expression to estimate short circuit power dissipation in CMOS inverters. In this method, we have accurately taken into account the influence of the short-circuit current and the gate-to-drain coupling capacitance. Our method yields better estimation accuracy and computational efficiency than previous works. Specially, when input signal transition time and load capacitance of CMOS gates decrease, it is shown that the results of the proposed method are in good agreement with HSPICE simulation.
VI. APPENDIX

Appendix A
Parameters in Method A are: 
Parameters in Method C are: 
